

V_{DSS}	-30V
$R_{DS(on)}(Max.)$	8.5m Ω
I_D	$\pm 47A$
P_D	38W


Features

- 1) Low on - resistance.
- 2) High Power small mold Package (HSMT8).
- 3) Pb-free lead plating ; RoHS compliant.
- 4) Halogen Free.


Application

Switching

Outline



Inner circuit



Packaging specifications

Type	Packing	Embossed Tape
	Reel size (mm)	330
	Tape width (mm)	12
	Basic ordering unit (pcs)	5000
	Taping code	D3
	Marking	AD30P47D3

Absolute maximum ratings ($T_a = 25^{\circ}C$, unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain - Source voltage	V_{DSS}	-30	V
Continuous drain current	$T_c = 25^{\circ}C$	± 47	A
	$T_c = 100^{\circ}C$	± 30	A
Pulsed drain current	I_D	± 188	A
Gate - Source voltage	V_{GSS}	± 25	V
Avalanche current, single pulse	I_A	-12	A
Avalanche energy, single pulse	E_A	81	mJ
Power dissipation	$P_{T_c = 25^{\circ}C}$	38	W
	$P_{T_c = 25^{\circ}C}$	3.5	W
Junction temperature	T_j	150	$^{\circ}C$
Operating junction and storage temperature range	T_{stg}	-55 to +150	$^{\circ}C$

Electrical characteristics (T_a = 25°C)

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T_j = 25°C (unless otherwise stated)						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250μA	-30	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-30V, V _{GS} =0V	--	--	-1	μA
	Zero Gate Voltage Drain Current(T _j =125°C)	V _{DS} =-30V, V _{GS} =0V	--	--	-100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±25V, V _{DS} =0V	--	--	±100	nA
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250μA	-1.2	-1.8	-2.5	V
R _{DS(ON)}	Drain-Source On-State Resistance ④	V _{GS} =-10V, I _D =-20A	--	8.5	11	mΩ
R _{DS(ON)}	Drain-Source On-State Resistance ④	V _{GS} =-4.5V, I _D =-10A	--	15	20	mΩ
Dynamic Electrical Characteristics @ T_j = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance	V _{DS} =-15V, V _{GS} =0V, f=1MHz	2820	3320	3820	pF
C _{oss}	Output Capacitance		335	395	455	pF
C _{rss}	Reverse Transfer Capacitance		210	245	280	pF
R _g	Gate Resistance	f=1MHz	--	2.3	--	Ω
Q _g (10V)	Total Gate Charge	V _{DS} =-15V, I _D =-10A, V _{GS} =-10V	--	39	--	nC
Q _g (4.5V)	Total Gate Charge		--	22.3	--	nC
Q _{gs}	Gate-Source Charge		--	7	--	nC
Q _{gd}	Gate-Drain Charge		--	11	--	nC
Switching Characteristics						
t _{d(on)}	Turn-on Delay Time	V _{DD} =-15V, I _D =-10A, R _G =6.8Ω, V _{GS} =-10V	--	15	--	ns
t _r	Turn-on Rise Time		--	33	--	ns
t _{d(off)}	Turn-Off Delay Time		--	67	--	ns
t _f	Turn-Off Fall Time		--	21	--	ns
Source- Drain Diode Characteristics @ T_j = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =-20A, V _{GS} =0V	--	-0.89	-1.2	V
t _{rr}	Reverse Recovery Time	T _j =25°C, I _{sd} =-10A, V _{GS} =0V di/dt=-100A/μs	--	29	--	ns
Q _{rr}	Reverse Recovery Charge		144	--	nC	







Thermal resistance

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	3.3	$^{\circ}\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	35	$^{\circ}\text{C}/\text{W}$


NOTE:

- ① Repetitive rating; pulse width limited by max junction temperature.
- ② Limited by T_J max, starting $T_J = 25^{\circ}\text{C}$, $L = 0.5\text{mH}$, $R_G = 25\Omega$, $I_{AS} = -18\text{A}$, $V_{GS} = -10\text{V}$. Part not recommended for use above this value
- ③ The power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150°C .
- ④ Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.

Typical Characteristics




Electrical characteristic curves



-VDS, -Drain-Source Voltage (V)

Fig7. Typical Capacitance Vs. Drain-Source Voltage



Qg -Total Gate Charge (nC)

Fig8. Typical Gate Charge Vs. Gate-Source Voltage




Fig9. Normalized Maximum Transient Thermal Impedance

Measurement circuits

Fig.1-1 Switching Time Measurement Circuit




Fig.1-2 Switching Waveforms




Fig.2-1 Gate Charge Measurement Circuit




Fig.2-2 Gate Charge Waveform




Fig.3-1 Avalanche Measurement Circuit





Fig.3-2 Avalanche Waveform




Notice

This product might cause chip aging and breakdown under the large electrified environment. Please consider to design ESD protection circuit.

Dimensions

HSMT8
(3.3x3.3)



Pattern of terminal position areas
[Not a pattern of soldering pads]

DIM	MILIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	0.70	0.90	0.028	0.035
A1	0.00	0.05	0.000	0.002
b	0.27	0.37	0.011	0.015
b1	2.50	2.70	0.098	0.106
c	0.10	0.30	0.004	0.012
D	3.10	3.30	0.122	0.130
E	2.90	3.10	0.114	0.122
e	0.65		0.026	
HD	3.20	3.40	0.126	0.134
HE	3.20	3.40	0.126	0.134
L	0.07	0.25	0.003	0.010
L1	0.07	0.25	0.003	0.010
Lp	0.20	0.40	0.008	0.016
Lp1	0.25	0.45	0.010	0.018
Lp2	2.20	2.40	0.087	0.094
x	-	0.10	-	0.004
y	-	0.10	-	0.004

DIM	MILIMETERS		INCHES	
	MIN	MAX	MIN	MAX
b2	-	0.47	-	0.019
b3	-	2.70	-	0.106
l1	-	0.50	-	0.020
l2	-	0.55	-	0.022
l3	-	2.40	-	0.094
l4	-	3.40	-	0.134

Dimension in mm/inches