



## Features

- Enhancement mode
- Very low on-resistance
- VitoMOS® II Technology
- Fast Switching and High efficiency
- 100% Avalanche Tested, 100% R<sub>g</sub> Tested

$V_{DS}$	150	V
$R_{DS(on),TYP} @ V_{GS}=10\text{ V}$	4.7	$\text{m}\Omega$
$I_D(\text{Silicon Limited})$	225	A

**TOLL**

**Halogen-Free**

Part ID	Package Type	Marking	Packing
VSK006N15HS-G	TOLL	006N15H	2000PCS/Reel



## Maximum ratings, at $T_A = 25^\circ\text{C}$ , unless otherwise specified

Symbol	Parameter	Rating	Unit
$V(BR)DSS$	Drain-Source breakdown voltage	150	V
$V_{GS}$	Gate-Source voltage	$\pm 25$	V
$I_S$	Diode continuous forward current	$T_C = 25^\circ\text{C}$	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{ V}$ (Silicon limited)	$T_C = 25^\circ\text{C}$	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{ V}$ (Silicon limited)	$T_C = 100^\circ\text{C}$	A
$I_{DM}$	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	A
$I_{DSM}$	Continuous drain current @ $V_{GS}=10\text{ V}$	$T_A=25^\circ\text{C}$	A
		$T_A=70^\circ\text{C}$	A
$E_{AS}$	Avalanche energy, single pulsed ②	1156	mJ
$P_D$	Maximum power dissipation ③	$T_C = 25^\circ\text{C}$	W
$P_{DSM}$	Maximum power dissipation ④	$T_A=25^\circ\text{C}$	W
$T_{STG,TJ}$	Storage and Junction Temperature Range	-55 to 175	°C

## Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case ⑤	0.19	0.23	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient ⑥	36	43	°C/W

**Electrical Characteristics**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>Static Electrical Characteristics @ <math>T_j=25^\circ\text{C}</math> (unless otherwise stated)</b>						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_D=250\mu\text{A}$	150	--	--	V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}}=150\text{V}, V_{\text{GS}}=0\text{V}$	--	--	1	$\mu\text{A}$
	Zero Gate Voltage Drain Current( $T_j=125^\circ\text{C}$ ) <sup>⑦</sup>	$V_{\text{DS}}=150\text{V}, V_{\text{GS}}=0\text{V}$	--	--	100	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Body Leakage Current	$V_{\text{GS}}=\pm 25\text{V}, V_{\text{DS}}=0\text{V}$	--	--	$\pm 100$	nA
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_D=250\mu\text{A}$	2.5	3	3.5	V
$R_{\text{DS}(\text{on})}$	Drain-Source On-State Resistance <sup>⑧</sup>	$V_{\text{GS}}=10\text{V}, I_D=80\text{A}$	--	4.7	6.1	$\text{m}\Omega$
		( $T_j=100^\circ\text{C}$ ) <sup>⑦</sup>	--	6.9	--	$\text{m}\Omega$

**Dynamic Electrical Characteristics @  $T_j = 25^\circ\text{C}$  (unless otherwise stated)**

$C_{\text{iss}}$	Input Capacitance <sup>⑦</sup>	$V_{\text{DS}}=75\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	4450	8895	15565	pF
$C_{\text{oss}}$	Output Capacitance <sup>⑦</sup>		310	625	1090	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance <sup>⑦</sup>		5	15	30	pF
$R_g$	Gate Resistance	f=1MHz	0.2	2.1	5	$\Omega$
$Q_g$	Total Gate Charge <sup>⑦</sup>	$V_{\text{DS}}=75\text{V}, I_D=80\text{A}, V_{\text{GS}}=10\text{V}$	--	120	210	nC
$Q_{\text{gs}}$	Gate-Source Charge <sup>⑦</sup>		--	40	70	nC
$Q_{\text{gd}}$	Gate-Drain Charge <sup>⑦</sup>		--	26	46	nC

**Switching Characteristics <sup>⑦</sup>**

$T_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{\text{DD}}=75\text{V}, I_D=80\text{A}, R_G=3.9\Omega, V_{\text{GS}}=10\text{V}$	--	26	--	ns
$T_r$	Turn-on Rise Time		--	75	--	ns
$T_{\text{d}(\text{off})}$	Turn-Off Delay Time		--	74	--	ns
$T_f$	Turn-Off Fall Time		--	51	--	ns


**Source- Drain Diode Characteristics@  $T_j = 25^\circ\text{C}$  (unless otherwise stated)**

$V_{\text{SD}}$	Forward on voltage	$I_{\text{SD}}=80\text{A}, V_{\text{GS}}=0\text{V}$	--	0.8	1.2	V
$T_{\text{rr}}$	Reverse Recovery Time <sup>⑦</sup>	$I_{\text{sd}}=80\text{A}, V_{\text{GS}}=0\text{V}$ $dI/dt=100\text{A}/\mu\text{s}$	--	123	246	ns
$Q_{\text{rr}}$	Reverse Recovery Charge <sup>⑦</sup>		--	404	808	nC


NOTE:

- ① Single pulse; pulse width  $\leq 100\mu\text{s}$ .
- ② EAS of 1156mJ is based on starting  $T_j = 25^\circ\text{C}$ ,  $L = 0.5\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{\text{AS}} = 68\text{A}$ ,  $V_{\text{GS}} = 10\text{V}$ ; 100% FT tested at  $L = 0.5\text{mH}$ ,  $I_{\text{AS}} = 34\text{A}$ .
- ③ The power dissipation  $P_d$  is based on  $T_j(\text{max})$ , using junction-to-case thermal resistance  $R_{\theta\text{JC}}$ .
- ④ The power dissipation  $P_{dsm}$  is based on  $T_j(\text{max})$ , using junction-to-ambient thermal resistance  $R_{\theta\text{JA}}$ .
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad). These tests are performed on a cool plate.
- ⑥ These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with  $TA=25^\circ\text{C}$ .
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width  $\leq 380\mu\text{s}$ ; duty cycles 2%.


## Typical Characteristics




**Fig1.** Typical Output Characteristics




**Fig2.**  $V_{GS(TH)}$  Gate -Source Voltage Vs.  $T_j$




**Fig3.** Typical Transfer Characteristics



**Fig4.** Typical Normalized On-Resistance Vs.  $T_j$




**Fig5.** Typical On Resistance Vs Gate -Source Voltage




**Fig6.** Typical On Resistance Vs Drain Current


## Typical Characteristics




**Fig7.** Typical Source-Drain Diode Forward Voltage




**Fig8.** Maximum Safe Operating Area




**Fig9.** Typical Capacitance Vs. Drain-Source Voltage



**Fig10.** Typical Gate Charge Vs. Gate-Source Voltage




**Fig11.** Power Dissipation Vs. Case Temperature




**Fig12.** Maximum Drain Current Vs. Case Temperature



## Typical Characteristics




**Fig13 .** Normalized Maximum Transient Thermal Impedance




**Fig14.** Unclamped Inductive Test Circuit and waveforms



**Fig15.** Switching Time Test Circuit and waveforms



## Marking Information



1st line: Vergiga Code (Vs), Vergiga Logo

2nd line: Part Number (006N15H)

3rd line: Date code (XXXYWW)


XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code, refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

### TOLL Package Outline Data



#### Note:

1. All dimensions are in mm, angles in degrees.
2. Dimensions do not include mold flash protrusions or gate burrs.

Symbol	DIMENSIONS (unit : mm)			Symbol	DIMENSIONS (unit : mm)		
	Min	Typ	Max		Min	Typ	Max
A	2.20	--	2.40	H	11.48	11.68	11.88
b	0.70	--	0.90	H1	6.75	6.95	7.15
b1	9.70	--	9.90	N	--	8	--
b2	0.42	--	0.50	J	3.00	3.15	3.30
c	0.40	--	0.60	K1	3.98	4.18	4.38
D	10.28	--	10.58	L	1.40	1.60	1.80
D2	3.10	3.30	3.50	L1	0.60	0.70	0.80
E	9.70	9.90	10.10	L2	0.50	0.60	0.70
E1	7.90	8.10	8.30	L4	1.00	1.15	1.30
e	1.20BSC			θ	4°	7°	10°

### Customer Service

Sales and Service: [sales@vgsemi.com](mailto:sales@vgsemi.com)

Vergiga Semiconductor CO., LTD

TEL: (86-755) -26902410 FAX: (86-755) -26907027

WEB: [www.vgsemi.com](http://www.vgsemi.com)