

## Features



- Enhancement mode
- Very low on-resistance
- VitoMOS<sup>®</sup> II Technology
- Fast Switching and High efficiency
- 100% Avalanche Tested, 100% Rg Tested



Part ID	Package Type	Marking	Packing
VS1696GKH	TOLL	1696GKH	2000PCS/Reel

$V_{DS}$	100	V
$R_{DS(on),TYP@ V_{GS}=10V}$	1.8	m $\Omega$
$I_D$ (Silicon Limited)	368	A
$I_D$ (Package Limited)	270	A

## TOLL



## Maximum ratings, at $T_A = 25^\circ\text{C}$ , unless otherwise specified

Symbol	Parameter	Rating	Unit	
$V_{(BR)DSS}$	Drain-Source breakdown voltage	100	V	
$V_{GS}$	Gate-Source voltage	$\pm 20$	V	
$I_S$	Diode continuous forward current	$T_C = 25^\circ\text{C}$	368	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{V}$ (Silicon limited)	$T_C = 25^\circ\text{C}$	368	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{V}$ (Silicon limited)	$T_C = 100^\circ\text{C}$	260	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{V}$ (Wire bond limited)	$T_C = 25^\circ\text{C}$	270	A
$I_{DM}$	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	1000	A
$I_{DSM}$	Continuous drain current @ $V_{GS}=10\text{V}$	$T_A = 25^\circ\text{C}$	25	A
		$T_A = 70^\circ\text{C}$	20	A
$E_{AS}$	Avalanche energy, single pulsed ②	1600	mJ	
$P_D$	Maximum power dissipation ③	$T_C = 25^\circ\text{C}$	652	W
$P_{DSM}$	Maximum power dissipation ④	$T_A = 25^\circ\text{C}$	2.9	W
$T_{STG,TJ}$	Storage and Junction Temperature Range	-55 to 175	$^\circ\text{C}$	

## Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case ⑤	0.19	0.23	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient ⑥	36	43	$^\circ\text{C}/\text{W}$


**Electrical Characteristics**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>Static Electrical Characteristics @ T<sub>j</sub>=25°C (unless otherwise stated)</b>						
V(BR)DSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	100	--	--	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(T <sub>j</sub> =125°C)⑦	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V	--	--	100	μA
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	--	--	±100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	2.1	2.6	3.1	V
R <sub>DS(on)</sub>	Drain-Source On-State Resistance ⑧	V <sub>GS</sub> =10V, I <sub>D</sub> =40A	--	1.8	2.3	mΩ
		T <sub>j</sub> =100°C ⑦	--	2.4	--	mΩ
<b>Dynamic Electrical Characteristics @ T<sub>j</sub> = 25°C (unless otherwise stated)</b>						
C <sub>iss</sub>	Input Capacitance ⑦	V <sub>DS</sub> =50V, V <sub>GS</sub> =0V, f=1MHz	--	13090	--	pF
C <sub>oss</sub>	Output Capacitance ⑦		--	2425	--	pF
C <sub>rss</sub>	Reverse Transfer Capacitance ⑦		--	85	--	pF
R <sub>g</sub>	Gate Resistance	f=1MHz	--	1	--	Ω
Q <sub>g</sub>	Total Gate Charge ⑦	V <sub>DS</sub> =50V, I <sub>D</sub> =40A, V <sub>GS</sub> =10V	--	182	--	nC
Q <sub>gs</sub>	Gate-Source Charge ⑦		--	46	--	nC
Q <sub>gd</sub>	Gate-Drain Charge ⑦		--	53	--	nC
<b>Switching Characteristics ⑦</b>						
T <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> =50V, I <sub>D</sub> =40A, R <sub>G</sub> =3Ω, V <sub>GS</sub> =10V	--	29	--	ns
T <sub>r</sub>	Turn-on Rise Time		--	55	--	ns
T <sub>d(off)</sub>	Turn-Off Delay Time		--	88	--	ns
T <sub>f</sub>	Turn-Off Fall Time		--	62	--	ns
<b>Source- Drain Diode Characteristics @ T<sub>j</sub> = 25°C (unless otherwise stated)</b>						
V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> =40A, V <sub>GS</sub> =0V	--	0.8	1.2	V
T <sub>rr</sub>	Reverse Recovery Time ⑦	I <sub>sd</sub> =40A, V <sub>GS</sub> =0V	--	108	--	ns
Q <sub>rr</sub>	Reverse Recovery Charge ⑦	di/dt=100A/μs	--	187	--	nC


**NOTE:**

- ① Single pulse; pulse width ≤ 100μs.
- ② EAS of 1600mJ is based on starting T<sub>J</sub> = 25°C, L = 0.5mH, R<sub>G</sub> = 25Ω, I<sub>AS</sub> = 80A, V<sub>GS</sub> = 10V; 100% FT tested at L = 0.5mH, I<sub>AS</sub> = 40A.
- ③ The power dissipation P<sub>d</sub> is based on T<sub>J(max)</sub>, using junction-to-case thermal resistance R<sub>θJC</sub>.
- ④ The power dissipation P<sub>dsm</sub> is based on T<sub>J(max)</sub>, using junction-to-ambient thermal resistance R<sub>θJA</sub>.
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad). These tests are performed on a cool plate.
- ⑥ These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25°C.
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width ≤ 380μs; duty cycles ≤ 2%.


**Typical Characteristics**




**Fig1.** Typical Output Characteristics




**Fig2.**  $V_{GS(TH)}$  Gate-Source Voltage Vs.  $T_j$




**Fig3.** Typical Transfer Characteristics



**Fig4.** Typical Normalized On-Resistance Vs.  $T_j$




**Fig5.** Typical On Resistance Vs Gate-Source Voltage




**Fig6.** Typical On Resistance Vs Drain Current


**Typical Characteristics**




**Fig7.** Typical Source-Drain Diode Forward Voltage




**Fig8.** Maximum Safe Operating Area




**Fig9.** Typical Capacitance Vs. Drain-Source Voltage



**Fig10.** Typical Gate Charge Vs. Gate-Source Voltage




**Fig11.** Power Dissipation Vs. Case Temperature




**Fig12.** Maximum Drain Current Vs. Case Temperature



**Typical Characteristics**




**Fig13 . Normalized Maximum Transient Thermal Impedance**




**Fig14. Unclamped Inductive Test Circuit and waveforms**



**Fig15. Switching Time Test Circuit and waveforms**



**Marking Information**


1st line: Vergiga Code (Vs), Vergiga Logo

2nd line: Part Number (1696GKH)


3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code, refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

**TOLL Package Outline Data**

**Note:**

1. All dimensions are in mm, angles in degrees.
2. Dimensions do not include mold flash protrusions or gate burrs.

Symbol	DIMENSIONS ( unit : mm )			Symbol	DIMENSIONS ( unit : mm )		
	Min	Typ	Max		Min	Typ	Max
A	2.20	--	2.40	H	11.48	11.68	11.88
b	0.70	--	0.90	H1	6.75	6.95	7.15
b1	9.70	--	9.90	N	--	8	--
b2	0.42	--	0.50	J	3.00	3.15	3.30
c	0.40	--	0.60	K1	3.98	4.18	4.38
D	10.28	--	10.58	L	1.40	1.60	1.80
D2	3.10	3.30	3.50	L1	0.60	0.70	0.80
E	9.70	9.90	10.10	L2	0.50	0.60	0.70
E1	7.90	8.10	8.30	L4	1.00	1.15	1.30
e	1.20BSC			θ	4°	7°	10°

**Customer Service**
**Sales and Service:** [sales@vgsemi.com](mailto:sales@vgsemi.com)
**Vergiga Semiconductor CO., LTD**
**TEL:** (86-755) -26902410 **FAX:** (86-755) -26907027

**WEB:** [www.vgsemi.com](http://www.vgsemi.com)