


- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Product Summary

| BVDSS | RDS(on) | ID |
|-------|---------|-----|
| 30V | 6.5mΩ | 13A |

SOP-8 Pin Configuration



Description

AGM308S is the high cell density trenched N-ch MOSFETs, which provide excellent RDS(on) and gate charge for most of the synchronous buck converter applications.

Package Marking and Ordering Information

| Device Marking | Device | Device Package | Reel Size | Tape width | Quantity |
|----------------|---------|----------------|-----------|------------|----------|
| AGM308S | AGM308S | SOP-8 | ---mm | ---mm | 3000 |

•Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$)

| Parameter | Symbol | Rating | Unit |
|---|---------------------------|------------|------------------|
| Drain-Source Voltage | V_{DS} | 30 | V |
| Gate-Source Voltage | V_{GS} | ± 20 | V |
| Continuous Drain Current ^② | I_D | 13 | A |
| Pulsed Drain Current ^① | I_{DM} | 32 | A |
| Total Power Dissipation ^② | $P_D@TC=25^\circ\text{C}$ | 3.1 | W |
| Total Power Dissipation | $P_D@TA=25^\circ\text{C}$ | 0.69 | W |
| Operating Junction Temperature | T_J | -55 to 150 | $^\circ\text{C}$ |
| Storage Temperature | T_{STG} | -55 to 150 | $^\circ\text{C}$ |
| Single Pulse Avalanche Energy@ $L=0.1\text{mH}$ | E_{AS} | 43 | mJ |
| Avalanche Current@ $L=0.1\text{mH}$ | I_{AS} | 28 | A |

•Thermal resistance

| Parameter | Symbol | Min. | Typ. | Max. | Unit |
|--|------------|------|------|------|--------------------|
| Thermal resistance, junction - case ^② | R_{thJC} | - | - | 40 | $^\circ\text{C/W}$ |
| Thermal resistance, junction - ambient | R_{thJA} | - | - | 180 | $^\circ\text{C/W}$ |
| Soldering temperature, wavesoldering for 10s | T_{sold} | - | - | 265 | $^\circ\text{C}$ |

•Electronic Characteristics

| Parameter | Symbol | Condition | Min. | Typ | Max. | Unit |
|-----------------------------------|--------------|-----------------------------------|------|-----|-----------|-----------|
| Drain-Source Breakdown Voltage | BV_{DSS} | $V_{GS} = 0V, I_D = 250\mu A$ | 30 | | | V |
| Gate Threshold Voltage | $V_{GS(TH)}$ | $V_{GS} = V_{DS}, I_D = 250\mu A$ | 1.2 | | 2.5 | V |
| Drain-Source Leakage Current | I_{DSS} | $V_{DS} = 30V, V_{GS} = 0V$ | | | 1.0 | μA |
| Gate- Source Leakage Current | I_{GSS} | $V_{GS} = \pm 20V, V_{DS} = 0V$ | | | ± 100 | nA |
| Static Drain-source On Resistance | $R_{DS(ON)}$ | $V_{GS} = 10V, I_D = 12A$ | | 6.5 | 9.5 | $m\Omega$ |
| | | $V_{GS} = 4.5V, I_D = 6A$ | | 10 | 14 | $m\Omega$ |
| Forward Transconductance | g_{FS} | $V_{DS} = 25V, I_D = 10A$ | | 9 | | s |

•Electronic Characteristics

| Parameter | Symbol | Condition | Min. | Typ | Max. | Unit |
|------------------------------|-----------|------------|------|-----|------|------|
| Input capacitance | C_{iss} | $f = 1MHz$ | - | 980 | - | pF |
| Output capacitance | C_{oss} | | - | 205 | - | |
| Reverse transfer capacitance | C_{rss} | | - | 120 | - | |

Gate Charge characteristics($T_a = 25^\circ C$)

| Parameter | Symbol | Condition | Min. | Typ | Max. | Unit |
|----------------------|----------|--|------|-----|------|------|
| Total gate charge | Q_g | $V_{DD} = 25V$ $I_D = 8A$ $V_{GS} = 10V$ | - | 12 | - | nC |
| Gate - Source charge | Q_{gs} | | - | 4 | - | |
| Gate - Drain charge | Q_{gd} | | - | 6 | - | |

Note: ① Pulse Test : Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$;

② Device mounted on FR-4 substrate PC board, 2oz copper, with thermal bias to bottom layer 1inch square copper plate;

Fig.1 Power Dissipation




Fig.2 Typical output Characteristics




Fig.3 Threshold Voltage V.S Junction Temperature




Fig.4 Resistance V.S Drain Current




Fig.5 On-Resistance VS Gate Source Voltage




Fig.6 On-Resistance V.S Junction Temperature




Fig.7 Switching Time Measurement Circuit




Fig.8 Gate Charge Waveform




Fig.9 Switching Time Measurement Circuit




Fig.10 Gate Charge Waveform




Fig.11 Avalanche Measurement Circuit






Fig.12 Avalanche Waveform



•Dimensions(SOP8)

| SYMBOL | min | TYP | max | SYMBOL | min | | max |
|--------|------|------|------|--------|------|------|------|
| A | 4.80 | | 5.00 | C | 1.30 | | 1.50 |
| A1 | 0.37 | | 0.47 | C1 | 0.55 | | 0.75 |
| A2 | | 1.27 | | C2 | 0.55 | | 0.65 |
| A3 | | 0.41 | | C3 | 0.05 | | 0.20 |
| B | 5.80 | | 6.20 | C4 | 0.19 | 0.20 | 0.23 |
| B1 | 3.80 | | 4.00 | D | | 1.05 | |
| B2 | | 5.00 | | D1 | 0.40 | | 0.62 |



Disclaimers:

Information furnished in this document is believed to be accurate and reliable.

However,

Shenzhen Core Control Source Semiconductor Co., Ltd. assumes no responsibility for
the consequences of
use without consideration for such information nor use beyond it.

Information mentioned in this document is subject to change without notice, apart from
that

when an agreement is signed, Shenzhen core control source complies with the
agreement.

Products and information provided in this document have no infringement of patents.
Shenzhen Core Control Source Semiconductor Co., Ltd. assumes no responsibility for
any infringement of other rights of third parties which may
result from the use of such products and information.

This document is the first version which is made in 12-Apr-21. This document
supersedes and

replaces all information previously supplied.

 is a registered trademark of Shenzhen Core Control Source
Semiconductor Co., Ltd.

Copyright ©2017 Shenzhen Core Control Source Semiconductor Co., Ltd. Printed All
rights reserved.